The temperature coefficient (TC) 
Introduction
Polycrystalline silicon thin-film transistors (Poly-Si TFTs) have been widely investigated for active-matrix liquid-crystal displays (AMLCDs) and their peripheral driving circuitry due to the increased carrier mobility [1, 2] . However, even with the advanced crystallization technologies such as the excimer laser annealing (ELA) or the sequential laser solidification (SLS) process, it is still observed that the carrier transport in poly-Si TFTs is dominated by the thermionic emission effect [3, 4] . The energy barriers at grain boundaries confine the carrier movement, reduce the field-effect mobility, and make the device characteristics to be strongly dependent on temperature. As a result, to reduce the impact of temperature variation on the performance of analog circuits in the low-temperature polycrystalline silicon (LTPS) process is a very important design challenge. In CMOS technology, the bandgap reference (BGR) circuit is the major design to provide a stable voltage reference with low sensitivity to temperature and supply voltage [5] [6] [7] [8] . The key idea is to use the temperature-dependent voltage drop across the diode-connected BJTs or across the diodes to modulate and stabilize the output voltage. The BGR circuit has been widely used in analog and digital circuits, such as DRAM, flash memory, analog-to-digital converter (ADC), and so on.
Though the BGR circuit is important to provide a stable output voltage, the LTPS BGR circuit on glass substrate was never reported in the past. The conventional CMOS BGR circuit incorporated with BJTs or p-n junction diodes is a great challenge for LTPS process since the characteristics of the poly-Si BJTs or the poly-Si p-n junction diodes are still unknown or lack of reliable control. On the contrary, the characteristics of LTPS TFTs are strongly dependent on temperature even when the devices are operated in saturation region [3, 4] . Therefore, the LTPS BGR circuit can be realized by using only LTPS TFT devices.
In this paper, the temperature coefficient (TC) of diode-connected LTPS TFT devices is first analyzed. The relationship between the activation energy and the TC is investigated. Then, the influences from the laser energy density of the ELA process on the TC of diode-connected devices are discussed. Followed by the investigation of the channel width effect on the TC, a combination of a narrow-width device and a wide-width device is proposed to generate a positive TC by an appropriate circuit arrangement. The positive TC can be used to compensate the negative TC of devices to achieve the design of a stable output voltage with low sensitivity to the temperature. Finally, this concept has been demonstrated on a new LTPS BGR circuit. The output voltage reference is found to exhibit a low temperature coefficient of 195 ppm/°C, which is 85% much lower than that of the conventional diode-connected TFTs.
Device Fabrication
For device analysis, the typical top-gate, coplanar self-aligned n-type poly-Si TFTs with 1.25-μm-length LDD structure were used in this study. First, the buffer layer was deposited on the glass substrate. Then, the undoped 50-nm-thick a-Si layer was deposited and crystallized by XeCl excimer laser with a laser energy density varied from 340 mJ/ cm 2 to 420 mJ/ cm 2 . The recrystallized poly-Si films were patterned into the active islands. Afterward, the 60-nm-thick oxide layer was deposited as the gate insulator. Then, the 200-nm-thick Molybdenum was deposited and patterned as the gate electrode. The n -doping was performed self-aligned to the gate electrode. The n ＋ source/drain region was defined by an additional mask. The dopants were activated by thermal process. After the deposition of nitride passivation and the formation of contact holes, the 550-nm-thick Titanium/Aluminum/Titanium tri-layer metal was deposited and patterned to be the metal pads. The channel length of the devices keeps as 6 μm while the channel width changes from 30 μm to 6 μm. For the BGR circuit verification, the devices (L = 6 μm) fabricated by the 3-μm LTPS process are used.
Measured Results and Temperature Model
Since the temperature response of the LTPS devices is mostly influenced by the thermionic emission effect with an activation energy associated with the grain boundary barrier height, the relationship between the activation energy and the temperature coefficient is first investigated. As shown in Fig. 1 , the activation energy (E a ) extracted from the Arrhenius plot of the drain current is depicted as a function of the gate bias (V GS ). The drain bias (V DS ) is equal to V GS for the diode-connected devices. Devices with three different channel widths are measured. It is found that, similar to the three-terminal LTPS devices, E a of the diode-connected devices is strongly dependent on V GS . Under small gate bias, E a is high. When V GS is increased, E a decreases drastically. The relationship between V GS and temperature under three different current levels (1 μA, 10 μA, and 50 μA).
Then, to extract the temperature coefficient, V GS of the fabricated devices under the bias of three different current levels (1 μA, 10 μA, and 50 μA) are measured at different temperatures as shown in Fig. 2(a) . The measured V GS of the device with channel width of 30 μm is plotted as a function of temperature in Fig. 2(b) . When temperature increases, V GS is decreased. Linear relationship between V GS and temperature can be observed in Fig.  2(b) , the slope represents the temperature coefficient (TC). Obviously, the TC is negative. Additionally, the magnitude of TC decreases with increased bias current. When the bias current increases from 1 μA, 10 μA, to 50 μA, the TC varies from -6.04 mV/°C, -5.04 mV/°C, to -2.96 mV/°C. It is noted that for one identical diode-connect device, the increase of bias current gives rise to the increase of operation voltage. As a result, the larger bias current makes the devices operated under larger V GS with smaller E a and smaller magnitude of TC. This result clearly demonstrates the relationship between the activation energy and the TC. The above discussion can be expressed by the following derivation.
For LTPS TFTs, the drain current I D of devices operated in saturation region can be expressed as 
where α is only weakly dependent on V GS and is insensitive to temperature. Then, the following equations can be derived:
When there is a variation of temperature ΔT, the variation of V B is ln( ) .
As shown in Fig. 1 , the variation of V B is related to the variation of V GS . Assume that the variation of V GS (ΔV GS ) is very small that an negative linearity approximation can be given between ΔV B and ΔV GS as 1 ln( ),
where m is the absolute value of the slope of the linear approximation between ΔV B and ΔV GS . Finally, the temperature coefficient (TC) can be found as ln( ) .
Even though the increase of V B accompany with the increase of m, the variation of V B can be more significant than that of m under a proper design. The activation energy, as well as the grain boundary barrier, should be related to the grain structure and the grain boundary property. It is therefore presumed that the laser energy density of the ELA process influences the grain structure and affects the TC of the devices. Figure 3(a) compared the activation energies of the diode-connected devices with the poly-Si film crystallized under different laser energies (340, 400, and 420 mJ/cm 2 ). The channel width of the devices is studied in Fig.3(a) is 30 μm. The activation energy is found to be reduced with increasing laser energy density. As a result, the TC of the devices with higher laser energy density is also smaller than those with lower laser energy density as shown in Fig. 3(b) . However, the influence of laser energy density on the TC is not significant. When the laser energy density changes ±10%, the TC changes only about ±2.75%. The reason can be explained by identifying the biasing points of three devices in Fig.  3(a) . The operation voltages of three devices under the bias of 10-μA I DS are indicated by the arrow symbols in Fig. 3(a) . It is found that the activation energies of the three biasing points are similar. This makes the TC insensitive to the deviation of the laser energy density in the ELA process. Similar results can be also observed for the devices with small channel width of 6 μm in Fig.  4(a) and Fig. 4(b) .
The influence of the channel width on the TC, however, is found to be significant. When the diode-connected devices are biased under a constant current of 10 μA, V GS of devices with channel widths of 6 μm and 30 μm are plotted as a function of temperature in Fig. 5 . Obviously, the wide-channel-width devices exhibit more negative TC than the narrow-channel-width devices. From Fig. 1 , it has been observed that the channel width has little influence on the device activation energy. However, when all the devices are biased by identical current source, the wide-channel-width devices are operated under small V GS and the narrow-channel-width devices are operated under large V GS . When V GS is reduced, the activation energy is drastically enlarged as shown in Fig. 1 . As a result, the absolute value of the TC is significantly enlarged by increasing the channel width. Such a phenomenon can also be explained by Eq. (6). 
Application
The difference of TCs between the wide-channel-width device and the narrow-channel-width device can be very useful if an appropriate design is proposed to extract the V GS of the wide-channel-width device from the V GS of the narrow-channel-width device. This positive TC can be used to compensate the negative TC from the V GS . The following proposed BGR circuit is a demonstration of this concept. The new proposed bandgap reference circuit fabricated by a 3-μm LTPS technology is shown in Fig. 6(a) . In this circuit, the output voltage reference (V REF ) is the sum of a gate-source voltage of the n-type diode-connected TFT (V GS8 ) and the voltage drop across the resistor R 2 (V R2 ). If M6 is a wide-channel-width TFT and M7 is a narrow-channel-width TFT, the voltage drop across the resistor R 1 (V R1 ) is proportional to the absolute temperature (PTAT). Also, V R2 is proportional to V R1 by a ratio of (R 2 /R 1 ), which is used to compensate the negative temperature coefficient of V GS8 . Finally, the TCs of the n-type diode-connected devices biased under a 10-μA current are plotted in Fig. 7 . It can be concluded that the influence of ELA laser energy density or the poly-Si thin film property on the TC is relatively small. This makes the LTPS BGR circuit not sensitive to the deviation of the laser annealing process. On the contrary, changing the device channel width can effectively change the TC of the diode-connected device. This enables the circuit designer easily modulate the TC of the diode-connected devices. 
CONCLUSION
In this study, it has been found that the temperature coefficient of LTPS TFTs is strongly dependent on the activation energy of the devices. With a suitable control, higher activation energy gives rise to higher absolute value of the temperature coefficient. The influence of the laser energy density in ELA process on the temperature of the devices is not significant. On the other hand, the bias current level and the channel width have a strong impact on the device temperature coefficient. As a result, the temperature coefficient of devices can be controlled by designing the channel width of the devices. With an appropriate circuit design, a positive temperature coefficient can be generated by using the voltage drop between devices those have different temperature coefficients. Then, the positive temperature coefficient can be used to compensate the negative temperature coefficient from the devices.
A new bandgap reference circuit has been successfully verified in a 3-μm LTPS process. The measured reference output voltage is 6.87 V with a temperature coefficient of 195 ppm/°C. The proposed bandgap reference circuit consumes a maximum current of only 8.97 μA under the supply voltage of 10 V. This new temperature-compensated voltage reference generator can be used to realize precise analog circuits in LTPS process for System-on-Glass (SoG) applications. 
